Paper 2014/883

Faulty Clock Detection for Crypto Circuits Against Differential Fault Analysis Attack

Pei Luo and Yunsi Fei

Abstract

Clock glitch based Differential Fault Analysis (DFA) attack is a serious threat to cryptographic devices. Previous error detection schemes for cryptographic devices target improving the circuit reliability and cannot resist such DFA attacks. In this paper, we propose a novel faulty clock detection method which can be easily implemented either in FPGAs or integrated circuits to detect the glitches in system clock. Results show that the proposed method can detect glitches efficiently while needs very few system resource. It is also highly reconfigurable to tolerant clock inherent jitters, and will not involve complex design work for different processing technologies.

Metadata
Available format(s)
-- withdrawn --
Publication info
Preprint. MINOR revision.
Keywords
Clock glitch detectionAESdifferential fault analysisside-channel attacks
Contact author(s)
silenceluo @ gmail com
History
2016-02-13: withdrawn
2014-10-28: received
See all versions
Short URL
https://ia.cr/2014/883
License
Creative Commons Attribution
CC BY
Note: In order to protect the privacy of readers, eprint.iacr.org does not use cookies or embedded third party content.